Difference between revisions of "OMAP3530"
From IGEP - ISEE Wiki
Manel Caro (talk | contribs) |
Manel Caro (talk | contribs) |
||
| Line 15: | Line 15: | ||
*Video Hardware Accelerators | *Video Hardware Accelerators | ||
| − | <u>'''POWERVR SGX™ Graphics Accelerator'''</u> (SGX530 Imagination Technologies) | + | <u>'''POWERVR SGX™ Graphics Accelerator'''</u> (SGX530 [http://www.imgtec.com/ Imagination Technologies]) |
*Tile Based Architecture delivering 10 MPoly/sec | *Tile Based Architecture delivering 10 MPoly/sec | ||
*Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality | *Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality | ||
| − | *Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0 | + | *Industry Standard API Support: [http://www.khronos.org/opengles/1_X/ OpenGLES 1.1] and [http://www.khronos.org/opengles/2_X/ 2.0], [http://www.khronos.org/openvg/ OpenVG1.0] |
*Fine Grained Task Switching, Load Balancing, and Power Management | *Fine Grained Task Switching, Load Balancing, and Power Management | ||
*Programmable High Quality Image Anti-Aliasing | *Programmable High Quality Image Anti-Aliasing | ||
| Line 33: | Line 33: | ||
[[Image:OMAP3530 bloques.jpg|center]] | [[Image:OMAP3530 bloques.jpg|center]] | ||
| − | == Documentation == | + | == Documentation == |
[http://www.ti.com/litv/pdf/spruf98d OMAP3530 Hardware Reference Manual] | [http://www.ti.com/litv/pdf/spruf98d OMAP3530 Hardware Reference Manual] | ||
Revision as of 18:36, 18 April 2010
Texas Instruments OMAP3530
MPU Subsystem
- Up to 720-MHz ARM Cortex™-A8 Core ARMv7 Architecture.
- In-Order, Dual-Issue, Superscalar Microprocessor Core.
- NEON™ SIMD Coprocessor
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.
- 520-MHz TMS320C64x+™ DSP Core
- Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
- Video Hardware Accelerators
POWERVR SGX™ Graphics Accelerator (SGX530 Imagination Technologies)
- Tile Based Architecture delivering 10 MPoly/sec
- Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
- Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
- Fine Grained Task Switching, Load Balancing, and Power Management
- Programmable High Quality Image Anti-Aliasing
Fully Software-Compatible With C64x and ARM9™
Commercial and Extended Temperature Grades
Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
- Eight Highly Independent Functional Units
