Difference between revisions of "DM3730"

From IGEP - ISEE Wiki

Jump to: navigation, search
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
 +
__TOC__
 +
 
=Texas Instruments [http://www.ti.com/product/DM3730 DM3730]=
 
=Texas Instruments [http://www.ti.com/product/DM3730 DM3730]=
'''[[File:custom_diagram_1_DM3730-1.jpg|500x344px|center]]'''
+
'''[[File:custom_diagram_1_DM3730-1.jpg|center|500x344px]]'''
  
 
'''<u>MPU Subsystem</u>'''
 
'''<u>MPU Subsystem</u>'''
  
* [http://downloads.isee.biz/pub/documentation/OMAP3/OMAP3530%20and%20OMAP3525%20Applications%20Processors%20datasheet%20(Rev.%20H).pdf OMAP3530] Up to 720-MHz [http://www.arm.com/ ARM] [http://www.arm.com/products/processors/cortex-a/cortex-a8.php Cortex™-A8 Core] ARMv7 Architecture.
+
* [http://downloads.isee.biz/pub/documentation/DM3730/DM3730,%20DM3725%20Digital%20Media%20Processors%20datasheet%20(Rev.%20D).pdf DM3730] Up to 1-GHz [http://www.arm.com/ ARM] [http://www.arm.com/products/processors/cortex-a/cortex-a8.php Cortex™-A8 Core] ARMv7 Architecture.
 
* In-Order, Dual-Issue, Superscalar Microprocessor Core.
 
* In-Order, Dual-Issue, Superscalar Microprocessor Core.
 
* [http://www.arm.com/products/processors/technologies/neon.php NEON™ SIMD Coprocessor]
 
* [http://www.arm.com/products/processors/technologies/neon.php NEON™ SIMD Coprocessor]
Line 10: Line 12:
 
<u>'''High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.'''</u>
 
<u>'''High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.'''</u>
  
* 520-MHz [http://downloads.isee.biz/pub/documentation/OMAP3/TMS320C64x+%20DSP%20Megamodule.pdf TMS320C64x+™ DSP Core]
+
* 800-MHz [http://downloads.isee.biz/pub/documentation/OMAP3/TMS320C64x+%20DSP%20Megamodule.pdf TMS320C64x+™ DSP Core]
 
* Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
 
* Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
 
* Video Hardware Accelerators
 
* Video Hardware Accelerators
Line 30: Line 32:
 
* Eight Highly Independent Functional Units
 
* Eight Highly Independent Functional Units
  
[[File:fbd_sprs685d.gif|center|692x597px]]
+
[[File:fbd_sprs685d.png|center|499x431px]]
  
 
==Documentation==
 
==Documentation==
* [http://downloads.isee.biz/pub/documentation/OMAP3/OMAP3530%20and%20OMAP3525%20Applications%20Processors%20datasheet%20(Rev.%20H).pdf OMAP3530 and OMAP3525 Applications Processors datasheet (Rev. H).]
+
* [http://downloads.isee.biz/pub/documentation/DM3730/DM3730,%20DM3725%20Digital%20Media%20Processors%20datasheet%20(Rev.%20D).pdf DM3730, DM3725 Digital Media Processors datasheet (Rev. D)]
* [http://downloads.isee.biz/pub/documentation/OMAP3/OMAP35x%20Technical%20Reference%20Manual%20(Rev.%20Y).pdf OMAP35x Technical Reference Manual (Rev. Y).pdf]
+
* [http://downloads.isee.biz/pub/documentation/DM3730/AM:DM37x%20Multimedia%20Device%20Technical%20Reference%20Manual%20(Silicon%20Revision%201.x)%20(Rev.%20R).pdf AM/DM37x Multimedia Device Technical Reference Manual (Silicon Revision 1.x) (Rev. R)]
* [http://downloads.isee.biz/pub/documentation/OMAP3/OMAP35x%20Peripherals%20Overview%20Reference%20Guide%20(Rev.%20A).pdf OMAP35x Peripherals Overview Reference Guide (Rev. A)]
+
* [http://downloads.isee.biz/pub/documentation/DM3730/DM3730,%20DM3725%20Digital%20Media%20Processors%20Silicon%20Errata%20(Revs%201.2,%201.1%20&%201.0)%20(Rev.%20F).pdf DM3730, DM3725 Digital Media Processors Silicon Errata (Revs 1.2, 1.1 & 1.0) (Rev. F)]
 
* [http://downloads.isee.biz/pub/documentation/OMAP3/SYS:BIOS%20(TI-RTOS%20Kernel)%20User's%20Guide%20(Rev.%20T).pdf SYS:BIOS (TI-RTOS Kernel) User's Guide (Rev. T)]
 
* [http://downloads.isee.biz/pub/documentation/OMAP3/SYS:BIOS%20(TI-RTOS%20Kernel)%20User's%20Guide%20(Rev.%20T).pdf SYS:BIOS (TI-RTOS Kernel) User's Guide (Rev. T)]
 
* [http://downloads.isee.biz/pub/documentation/OMAP3/TMS320C64x+%20DSP%20Megamodule.pdf TMS320C64x+ DSP Megamodule]
 
* [http://downloads.isee.biz/pub/documentation/OMAP3/TMS320C64x+%20DSP%20Megamodule.pdf TMS320C64x+ DSP Megamodule]

Latest revision as of 16:25, 27 February 2018

Texas Instruments DM3730

custom diagram 1 DM3730-1.jpg

MPU Subsystem

High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.

  • 800-MHz TMS320C64x+™ DSP Core
  • Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
  • Video Hardware Accelerators

POWERVR SGX™ Graphics Accelerator (SGX530 Imagination Technologies)

  • Tile Based Architecture delivering 10 MPoly/sec
  • Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
  • Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
  • Fine Grained Task Switching, Load Balancing, and Power Management
  • Programmable High Quality Image Anti-Aliasing

Fully Software-Compatible With C64x and ARM9™

Commercial and Extended Temperature Grades

Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core

  • Eight Highly Independent Functional Units
fbd sprs685d.png

Documentation

See also