DM3730
From IGEP - ISEE Wiki
Texas Instruments DM3730
MPU Subsystem
- DM3730 Up to 1-GHz ARM Cortex™-A8 Core ARMv7 Architecture.
- In-Order, Dual-Issue, Superscalar Microprocessor Core.
- NEON™ SIMD Coprocessor
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.
- 800-MHz TMS320C64x+™ DSP Core
- Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
- Video Hardware Accelerators
POWERVR SGX™ Graphics Accelerator (SGX530 Imagination Technologies)
- Tile Based Architecture delivering 10 MPoly/sec
- Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
- Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
- Fine Grained Task Switching, Load Balancing, and Power Management
- Programmable High Quality Image Anti-Aliasing
Fully Software-Compatible With C64x and ARM9™
Commercial and Extended Temperature Grades
Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
- Eight Highly Independent Functional Units
Documentation
- DM3730, DM3725 Digital Media Processors datasheet (Rev. D)
- AM/DM37x Multimedia Device Technical Reference Manual (Silicon Revision 1.x) (Rev. R)
- DM3730, DM3725 Digital Media Processors Silicon Errata (Revs 1.2, 1.1 & 1.0) (Rev. F)
- SYS:BIOS (TI-RTOS Kernel) User's Guide (Rev. T)
- TMS320C64x+ DSP Megamodule
- TMS320C64x-C64x+DSP CPU and Instruction set
