OMAP3530
From IGEP - ISEE Wiki
Texas Instruments OMAP3530
OMAP™ 3 Architecture
MPU Subsystem
Up to 720-MHz ARM Cortex™-A8 Core
NEON™ SIMD Coprocessor
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem
o 520-MHz TMS320C64x+™ DSP Core
o Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
o Video Hardware Accelerators
* POWERVR SGX™ Graphics Accelerator (OMAP3530 Device Only)
o Tile Based Architecture delivering 10 MPoly/sec
o Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
o Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
o Fine Grained Task Switching, Load Balancing, and Power Management
o Programmable High Quality Image Anti-Aliasing
* Fully Software-Compatible With C64x and ARM9™
* Commercial and Extended Temperature Grades
- Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
- Eight Highly Independent Functional Units
