Difference between revisions of "OMAP3530"

From IGEP - ISEE Wiki

Jump to: navigation, search
Line 1: Line 1:
[[Image:Ti logo.gif|thumb|left]]
 
 
 
= Texas Instruments OMAP3530  =
 
= Texas Instruments OMAP3530  =
  
== OMAP™ 3 Architecture ==
+
OMAP™ 3 Architecture  
 
 
<br>MPU Subsystem<br>Up to 720-MHz ARM Cortex™-A8 Core<br>NEON™ SIMD Coprocessor<br>
 
  
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem<br> o 520-MHz TMS320C64x+™ DSP Core<br> o Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)<br> o Video Hardware Accelerators<br> * POWERVR SGX™ Graphics Accelerator (OMAP3530 Device Only)<br> o Tile Based Architecture delivering 10 MPoly/sec<br> o Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality<br> o Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0<br> o Fine Grained Task Switching, Load Balancing, and Power Management<br> o Programmable High Quality Image Anti-Aliasing<br> * Fully Software-Compatible With C64x and ARM9™<br> * Commercial and Extended Temperature Grades
+
MPU Subsystem<br>Up to 720-MHz ARM Cortex™-A8 Core<br>NEON™ SIMD Coprocessor<br>  
  
# Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
+
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem<br> o 520-MHz TMS320C64x+™ DSP Core<br> o Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)<br> o Video Hardware Accelerators<br> * POWERVR SGX™ Graphics Accelerator (OMAP3530 Device Only)<br> o Tile Based Architecture delivering 10 MPoly/sec<br> o Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality<br> o Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0<br> o Fine Grained Task Switching, Load Balancing, and Power Management<br> o Programmable High Quality Image Anti-Aliasing<br> * Fully Software-Compatible With C64x and ARM9™<br> * Commercial and Extended Temperature Grades
  
* Eight Highly Independent Functional Units <br>
+
#Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
  
 +
*Eight Highly Independent Functional Units <br>
  
 +
<br>
  
[[Image:OMAP3530_bloques.jpg|center]]
+
[[Image:OMAP3530 bloques.jpg|center]]

Revision as of 15:43, 18 April 2010

Texas Instruments OMAP3530

OMAP™ 3 Architecture

MPU Subsystem
Up to 720-MHz ARM Cortex™-A8 Core
NEON™ SIMD Coprocessor

High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem
o 520-MHz TMS320C64x+™ DSP Core
o Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
o Video Hardware Accelerators
* POWERVR SGX™ Graphics Accelerator (OMAP3530 Device Only)
o Tile Based Architecture delivering 10 MPoly/sec
o Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
o Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
o Fine Grained Task Switching, Load Balancing, and Power Management
o Programmable High Quality Image Anti-Aliasing
* Fully Software-Compatible With C64x and ARM9™
* Commercial and Extended Temperature Grades

  1. Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
  • Eight Highly Independent Functional Units


OMAP3530 bloques.jpg