4,199
edits
Changes
no edit summary
Each pin is configurable by software using its associated pad configuration register field, which is 16 bits wide:
{| cellspacing="1" cellpadding="1" alignborder="center1" borderalign="1center"
|-
| [[Image:Mux register.png]]
<br>
One pad configuration register field is available for each pin. Each 32-bit pad configuration register is grouped into two 16-bit pad configuration register fields. One pad configuration register provides control for two different pins.
<br> '''(more information)'''