IMX6 Solo
From IGEP - ISEE Wiki
Revision as of 13:07, 3 April 2018 by Francesc Megias (talk | contribs) (Created page with "__TOC__ =NXP [https://www.nxp.com/products/processors-and-microcontrollers/applications-processors/i.mx-applications-processors/i.mx-6-processors/i.mx-6solo-processors-single...")
Contents
NXP i.MX6 Solo
MPU Subsystem
- 1x ARM Cortex-A9 up to 1 GHz
- 512 KB L2 cache
- 32 KB instruction and data caches
- NEON SIMD media accelerator
CANVIAR--------
High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.
POWERVR SGX™ Graphics Accelerator (SGX530 Imagination Technologies)
Fully Software-Compatible With C64x and ARM9™
Commercial and Extended Temperature Grades
Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core
- Eight Highly Independent Functional Units
Documentation
- DM3730, DM3725 Digital Media Processors datasheet (Rev. D)
- AM/DM37x Multimedia Device Technical Reference Manual (Silicon Revision 1.x) (Rev. R)
- DM3730, DM3725 Digital Media Processors Silicon Errata (Revs 1.2, 1.1 & 1.0) (Rev. F)
- SYS:BIOS (TI-RTOS Kernel) User's Guide (Rev. T)
- TMS320C64x+ DSP Megamodule
- TMS320C64x-C64x+DSP CPU and Instruction set
