Difference between revisions of "IMX6 Solo"
From IGEP - ISEE Wiki
| Line 25: | Line 25: | ||
* [https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit] | * [https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit] | ||
| + | <u>'''Package and temperature'''</u> | ||
| + | <div id="panel8" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne" aria-expanded="true"><div class="toggle_container"> | ||
| + | * 21 x 21 mm 0.8 mm BGA | ||
| + | * Consumer (0C to +95C), up to 1 GHz | ||
| + | * Industrial (-40C to +105C), up to 800 MHz | ||
| + | * Automotive (-40C to +125C), AEC-Q100, up to 800 MHz GHz | ||
| − | <div class=" | + | </div> |
| + | </div> | ||
| + | <div id="panel8" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne"></div> | ||
</div> | </div> | ||
==Block diagram== | ==Block diagram== | ||
Revision as of 11:17, 4 April 2018
NXP i.MX6 Solo
CPU Complex
- 1x ARM Cortex-A9 up to 1 GHz
- NEON SIMD media accelerator
Memory
DDR
- 32 bit LP-DDR3/LV-DDR3
NAND
- SLC/MLC, 40-bit ECC, ONFI2.2, DDR
Advanced power management
- PMU integration
- NXP PF100 power management unit
Package and temperature
- 21 x 21 mm 0.8 mm BGA
- Consumer (0C to +95C), up to 1 GHz
- Industrial (-40C to +105C), up to 800 MHz
- Automotive (-40C to +125C), AEC-Q100, up to 800 MHz GHz
Block diagram
Documentation
- i.MX 6Solo/6DualLite Applications Processors for Industrial Products
- i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors
- i.MX 6Solo/6DualLite Applications Processors for Consumer Products
- IMX6DQ6SDLHDG, Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors
- i.MX 6 Series of Applications Processors Fact Sheet
- i.MX 6Solo/6DualLite Applications Processor Reference Manual
