Difference between revisions of "IMX6 Solo"

From IGEP - ISEE Wiki

Jump to: navigation, search
Line 21: Line 21:
 
<u>'''Advanced power management'''</u>
 
<u>'''Advanced power management'''</u>
  
<div id="panel6" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne"><div class="toggle_container">PMU integration </div>
+
<div id="panel6" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne">
[https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit]
+
* PMU integration 
 +
* [https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit]
  
  

Revision as of 11:14, 4 April 2018

NXP i.MX6 Solo

IMX6Solo Diagrama.jpg

CPU Complex

Memory

DDR
  • 32 bit LP-DDR3/LV-DDR3

NAND

  • SLC/MLC, 40-bit ECC, ONFI2.2, DDR

Advanced power management

Block diagram

Screenshot-2018-4-4 i MX 6Solo 6DualLite Applications Processors for Consumer Products Data Sheet - IMX6SDLCEC pdf.png

Documentation

See also