Difference between revisions of "IMX6 Solo"

From IGEP - ISEE Wiki

Jump to: navigation, search
Line 28: Line 28:
 
<div class="toggle_container"></div>
 
<div class="toggle_container"></div>
 
</div>
 
</div>
==<u>Block diagram</u>==
+
==Block diagram==
 
<div style="padding-left: 150px;">[[File:Screenshot-2018-4-4_i_MX_6Solo_6DualLite_Applications_Processors_for_Consumer_Products_Data_Sheet_-_IMX6SDLCEC_pdf.png|563x439px]]</div>
 
<div style="padding-left: 150px;">[[File:Screenshot-2018-4-4_i_MX_6Solo_6DualLite_Applications_Processors_for_Consumer_Products_Data_Sheet_-_IMX6SDLCEC_pdf.png|563x439px]]</div>
 
==Documentation==
 
==Documentation==
Line 41: Line 41:
 
==See also==
 
==See also==
 
* [[IMX6 Dual Lite|Dual Lite]]
 
* [[IMX6 Dual Lite|Dual Lite]]
* Dual
+
* [[IMX6 Dual|Dual]]
* Quad
+
* [[IMX6 Quad|Quad]]

Revision as of 11:01, 4 April 2018

NXP i.MX6 Solo

IMX6Solo Diagrama.jpg

CPU Complex

Memory

DDR
  • 32 bit LP-DDR3/LV-DDR3

NAND

  • SLC/MLC, 40-bit ECC, ONFI2.2, DDR

Advanced power management

Block diagram

Screenshot-2018-4-4 i MX 6Solo 6DualLite Applications Processors for Consumer Products Data Sheet - IMX6SDLCEC pdf.png

Documentation

See also