Difference between revisions of "IMX6 Solo"
From IGEP - ISEE Wiki
(→Documentation) |
|||
Line 29: | Line 29: | ||
</div> | </div> | ||
==<u>Block diagram</u>== | ==<u>Block diagram</u>== | ||
− | <div style= | + | <div style="padding-left: 150px;">[[File:Screenshot-2018-4-4_i_MX_6Solo_6DualLite_Applications_Processors_for_Consumer_Products_Data_Sheet_-_IMX6SDLCEC_pdf.png|563x439px]]</div> |
==Documentation== | ==Documentation== | ||
* [https://www.nxp.com/docs/en/data-sheet/IMX6SDLIEC.pdf i.MX 6Solo/6DualLite Applications Processors for Industrial Products] | * [https://www.nxp.com/docs/en/data-sheet/IMX6SDLIEC.pdf i.MX 6Solo/6DualLite Applications Processors for Industrial Products] | ||
Line 38: | Line 38: | ||
* [https://www.nxp.com/docs/en/reference-manual/IMX6SDLRM.pdf i.MX 6Solo/6DualLite Applications Processor Reference Manual] | * [https://www.nxp.com/docs/en/reference-manual/IMX6SDLRM.pdf i.MX 6Solo/6DualLite Applications Processor Reference Manual] | ||
* [https://www.nxp.com/docs/en/engineering-bulletin/EB821.pdf LDB Clock Switch Procedure & i.MX6 Asynchronous Clock Switching Guidelines] | * [https://www.nxp.com/docs/en/engineering-bulletin/EB821.pdf LDB Clock Switch Procedure & i.MX6 Asynchronous Clock Switching Guidelines] | ||
+ | |||
+ | ==See also== | ||
+ | * Dual Lite | ||
+ | * Dual | ||
+ | * Quad |
Revision as of 09:57, 4 April 2018
NXP i.MX6 Solo
CPU Complex
- 1x ARM Cortex-A9 up to 1 GHz
- NEON SIMD media accelerator
Memory
DDR
- 32 bit LP-DDR3/LV-DDR3
NAND
- SLC/MLC, 40-bit ECC, ONFI2.2, DDR
Advanced power management
Block diagram
Documentation
- i.MX 6Solo/6DualLite Applications Processors for Industrial Products
- i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors
- i.MX 6Solo/6DualLite Applications Processors for Consumer Products
- IMX6DQ6SDLHDG, Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors
- i.MX 6 Series of Applications Processors Fact Sheet
- i.MX 6Solo/6DualLite Applications Processor Reference Manual
- LDB Clock Switch Procedure & i.MX6 Asynchronous Clock Switching Guidelines
See also
- Dual Lite
- Dual
- Quad