Difference between revisions of "IMX6 Quad"

From IGEP - ISEE Wiki

Jump to: navigation, search
(Documentation)
Line 5: Line 5:
 
'''<u>CPU Complex</u>'''
 
'''<u>CPU Complex</u>'''
  
::* 4x [http://www.arm.com/ ARM] [https://developer.arm.com/products/processors/cortex-a/cortex-a9 Cortex-A9] up to 1.2 GHz
+
* 4x [http://www.arm.com/ ARM] [https://developer.arm.com/products/processors/cortex-a/cortex-a9 Cortex-A9] up to 1.2 GHz
::* [https://developer.arm.com/technologies/neon NEON SIMD media accelerator]
+
* [https://developer.arm.com/technologies/neon NEON SIMD media accelerator]
  
 
<u>'''Memory'''</u>
 
<u>'''Memory'''</u>

Revision as of 11:11, 4 April 2018

NXP i.MX6 Quad

IMX6Quad Diagram.jpg

CPU Complex

Memory

DDR
  • 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3

NAND

  • SLC/MLC, 40-bit ECC, ONFI2.2, DDR

Connectivity

  • S-ATA and PHY

Advanced power management

PMU integration 

NXP PF100 power management unit

Package and temperature

  • 21 x 21mm, 0.8 mm BGA
  • Consumer (-20C to +105C), up to 1.2 GHz
  • Industrial (-40C to +105C), up to 800 MHz
  • Automotive (-40C to +125C), AEC-Q100, up to 1 GHz

Block diagram

Screenshot-2018-4-4 i MX 6Dual 6Quad Applications Processor for Consumer Products Data Sheet - IMX6DQCEC pdf(1).png

Documentation

See also