Difference between revisions of "IMX6 Dual Lite"

From IGEP - ISEE Wiki

Jump to: navigation, search
(Documentation)
Line 5: Line 5:
 
'''<u>CPU Complex</u>'''
 
'''<u>CPU Complex</u>'''
  
::* 2x [http://www.arm.com/ ARM] [https://developer.arm.com/products/processors/cortex-a/cortex-a9 Cortex-A9] up to 1 GHz
+
* 2x [http://www.arm.com/ ARM] [https://developer.arm.com/products/processors/cortex-a/cortex-a9 Cortex-A9] up to 1 GHz
::* [https://developer.arm.com/technologies/neon NEON SIMD media accelerator]
+
* [https://developer.arm.com/technologies/neon NEON SIMD media accelerator]
  
 
<u>'''Memory'''</u>
 
<u>'''Memory'''</u>

Revision as of 11:11, 4 April 2018

NXP i.MX6 Dual_Lite

IMX6Dual Lite Diagrama.jpg

CPU Complex

Memory

DDR
  • 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3

NAND

  • SLC/MLC, 40-bit ECC, ONFI2.2, DDR

Advanced power management

Block diagram

Screenshot-2018-4-4 i MX 6Solo 6DualLite Applications Processors for Consumer Products Data Sheet - IMX6SDLCEC pdf(1).png

Documentation

See also