Difference between revisions of "IMX6 Dual Lite"
From IGEP - ISEE Wiki
| Line 40: | Line 40: | ||
* [[IMX6 Dual|Dual]] | * [[IMX6 Dual|Dual]] | ||
* [[IMX6 Quad|Quad]] | * [[IMX6 Quad|Quad]] | ||
| + | * [https://www.nxp.com/video/:IMX6SERIES_VID i.MX 6 User Experience - Breaking Boundaries - Use Case] | ||
Revision as of 11:07, 4 April 2018
NXP i.MX6 Dual_Lite
CPU Complex
- 2x ARM Cortex-A9 up to 1 GHz
- NEON SIMD media accelerator
Memory
DDR
- 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3
NAND
- SLC/MLC, 40-bit ECC, ONFI2.2, DDR
Advanced power management
PMU integration
Block diagram
.png)
Documentation
- i.MX 6Solo/6DualLite Applications Processors for Industrial Products
- i.MX 6Solo/6DualLite Automotive and Infotainment Applications Processors
- i.MX 6Solo/6DualLite Applications Processors for Consumer Products
- IMX6DQ6SDLHDG, Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors
- i.MX 6 Series of Applications Processors Fact Sheet
- i.MX 6Solo/6DualLite Applications Processor Reference Manual
- LDB Clock Switch Procedure & i.MX6 Asynchronous Clock Switching Guidelines
