Difference between revisions of "IMX6"
From IGEP - ISEE Wiki
(→Shared features) |
(→Features) |
||
Line 14: | Line 14: | ||
==Features== | ==Features== | ||
{| class="contenttable sortable" style="width: 890px;" | {| class="contenttable sortable" style="width: 890px;" | ||
− | |- | + | |- style="height: 22px;" |
− | ! style="width: 74.1667px;"|Processor | + | ! style="width: 74.1667px; height: 22px;"|Processor |
− | ! style="width: 213.833px;"|CPU | + | ! style="width: 213.833px; height: 22px;"|CPU |
− | ! style="width: 309px;"|Memory | + | ! style="width: 309px; height: 22px;"|Memory |
− | ! style="width: 248px;"|Connectivity | + | ! style="width: 248px; height: 22px;"|Connectivity |
− | ! style="width: 248px;"|Display | + | ! style="width: 248px; height: 22px;"|Display |
− | |- | + | |- style="height: 391px;" |
− | ! style="width: 74.1667px;"| | + | ! style="width: 74.1667px; height: 391px;"| |
====='''Solo'''===== | ====='''Solo'''===== | ||
− | | style="width: 213.833px;"| | + | | style="width: 213.833px; height: 391px;"| |
'''1x ARM Cortex-A9 up to 1 GHz''' | '''1x ARM Cortex-A9 up to 1 GHz''' | ||
Line 38: | Line 38: | ||
'''NEON SIMD media accelerator''' | '''NEON SIMD media accelerator''' | ||
− | | style="width: 309px;"| | + | | style="width: 309px; height: 391px;"| |
'''DDR''' | '''DDR''' | ||
Line 48: | Line 48: | ||
* SLC/MLC, 40-bit ECC, ONFI2.2, DDR | * SLC/MLC, 40-bit ECC, ONFI2.2, DDR | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 391px;"| |
'''Automotive''' | '''Automotive''' | ||
Line 71: | Line 71: | ||
* PCIe 2.0 (1 lane) | * PCIe 2.0 (1 lane) | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 391px;"| |
'''2 x WXGA (1366x786)''' | '''2 x WXGA (1366x786)''' | ||
Line 78: | Line 78: | ||
'''EPDC, LVDS, Parallel, MIPI-DS''' | '''EPDC, LVDS, Parallel, MIPI-DS''' | ||
− | |- | + | |- style="height: 305px;" |
− | ! style="width: 74.1667px;"| | + | ! style="width: 74.1667px; height: 305px;"| |
====='''Dual Lite'''===== | ====='''Dual Lite'''===== | ||
− | | style="width: 213.833px;"| | + | | style="width: 213.833px; height: 305px;"| |
'''2x ARM Cortex-A9 up to 1 GHz''' | '''2x ARM Cortex-A9 up to 1 GHz''' | ||
Line 96: | Line 96: | ||
'''NEON SIMD media accelerator''' | '''NEON SIMD media accelerator''' | ||
− | | style="width: 309px;"| | + | | style="width: 309px; height: 305px;"| |
'''DDR''' | '''DDR''' | ||
Line 106: | Line 106: | ||
* SLC/MLC, 40-bit ECC, ONFI2.2, DDR | * SLC/MLC, 40-bit ECC, ONFI2.2, DDR | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 305px;"| |
'''Four USB2.0''' | '''Four USB2.0''' | ||
Line 124: | Line 124: | ||
* PCIe 2.0 (1 lane) | * PCIe 2.0 (1 lane) | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 305px;"| |
'''2 x WXGA (1366x786)''' | '''2 x WXGA (1366x786)''' | ||
Line 131: | Line 131: | ||
'''EPDC, LVDS, Parallel, MIPI-DS''' | '''EPDC, LVDS, Parallel, MIPI-DS''' | ||
− | |- | + | |- style="height: 338px;" |
− | ! style="width: 74.1667px;"| | + | ! style="width: 74.1667px; height: 338px;"| |
====='''Dual'''===== | ====='''Dual'''===== | ||
− | | style="width: 213.833px;"| | + | | style="width: 213.833px; height: 338px;"| |
'''2x ARM Cortex-A9 up to 1.2 GHz''' | '''2x ARM Cortex-A9 up to 1.2 GHz''' | ||
Line 149: | Line 149: | ||
'''NEON SIMD media accelerator''' | '''NEON SIMD media accelerator''' | ||
− | | style="width: 309px;"| | + | | style="width: 309px; height: 338px;"| |
'''DDR''' | '''DDR''' | ||
Line 159: | Line 159: | ||
* SLC/MLC, 40-bit ECC, ONFI2.2, DDR | * SLC/MLC, 40-bit ECC, ONFI2.2, DDR | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 338px;"| |
'''Four USB2.0''' | '''Four USB2.0''' | ||
Line 179: | Line 179: | ||
* PCIe 2.0 (1 lane) | * PCIe 2.0 (1 lane) | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 338px;"| |
'''2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)]''' | '''2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)]''' | ||
Line 186: | Line 186: | ||
'''EPDC, LVDS, Parallel, MIPI-DS''' | '''EPDC, LVDS, Parallel, MIPI-DS''' | ||
− | |- | + | |- style="height: 335.75px;" |
− | ! style="width: 74.1667px;"| | + | ! style="width: 74.1667px; height: 335.75px;"| |
====='''Quad'''===== | ====='''Quad'''===== | ||
− | | style="width: 213.833px;"| | + | | style="width: 213.833px; height: 335.75px;"| |
'''4x ARM Cortex-A9 up to 1.2 GHz''' | '''4x ARM Cortex-A9 up to 1.2 GHz''' | ||
Line 204: | Line 204: | ||
'''NEON SIMD media accelerator''' | '''NEON SIMD media accelerator''' | ||
− | | style="width: 309px;"| | + | | style="width: 309px; height: 335.75px;"| |
'''DDR''' | '''DDR''' | ||
Line 214: | Line 214: | ||
* SLC/MLC, 40-bit ECC, ONFI2.2, DDR | * SLC/MLC, 40-bit ECC, ONFI2.2, DDR | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 335.75px;"| |
'''Four USB2.0''' | '''Four USB2.0''' | ||
Line 234: | Line 234: | ||
* PCIe 2.0 (1 lane) | * PCIe 2.0 (1 lane) | ||
− | | style="width: 248px;"| | + | | style="width: 248px; height: 335.75px;"| |
'''2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)]''' | '''2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)]''' | ||
Line 401: | Line 401: | ||
</div> | </div> | ||
|} | |} | ||
− | |||
− | |||
==i.MX6 Solo / Dual Lite== | ==i.MX6 Solo / Dual Lite== |
Revision as of 11:06, 3 April 2018
Overview:
The i.MX 6 series of applications processors combines scalable platforms with broad levels of integration and power-efficient processing capabilities particularly suited to multimedia applications.
- Enhanced capabilities of high-tier portable applications by fulfilling MIPS needs of operations systems and games
- Multilevel memory system
- Smart speed technology that enables the designer to deliver a feature-rich product, requiring levels of power far lower than industry expectations
- Dynamic voltage and frequency scaling
- Powerful graphics acceleration
- Interface flexibility
- Integrated power management throughout the device
- Advanced hardware-enabled security
Features
Processor | CPU | Memory | Connectivity | Display |
---|---|---|---|---|
Solo |
1x ARM Cortex-A9 up to 1 GHz
512 KB L2 cache
32 KB instruction and data caches
NEON SIMD media accelerator |
DDR
|
Automotive
Four USB2.0
Ethernet
Expansion Ports
|
2 x WXGA (1366x786)
EPDC, LVDS, Parallel, MIPI-DS |
Dual Lite |
2x ARM Cortex-A9 up to 1 GHz
512 KB L2 cache
32 KB instruction and data caches
NEON SIMD media accelerator |
DDR
|
Four USB2.0
Ethernet
Expansion Ports
|
2 x WXGA (1366x786)
EPDC, LVDS, Parallel, MIPI-DS |
Dual |
2x ARM Cortex-A9 up to 1.2 GHz
1 MB L2 cache
32 KB instruction and data caches
NEON SIMD media accelerator |
DDR
|
Four USB2.0
S-ATA II and PHY 3GB Ethernet
Expansion Ports
|
2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)]
EPDC, LVDS, Parallel, MIPI-DS |
Quad |
4x ARM Cortex-A9 up to 1.2 GHz
1 MB L2 cache
32 KB instruction and data caches
NEON SIMD media accelerator |
DDR
|
Four USB2.0
S-ATA II and PHY 3GB Ethernet
Expansion Ports
|
2 x 4XGA (2048x1536) or 2 x [1080p + WXGA (1280x720)] |
Multimedia |
|
Advanced Power Management |
|
Security supporting |
|
CPU |
|
Multimedia |
|
Memory |
|
Connectivity |
|
Display |
|
Advanced Power Management |
|
Security supporting |
|
i.MX6 Solo / Dual Lite
Excluding the main features they share a lot of specifications.
The i.MX 6Solo/6DualLite processors are specifically useful for applications such as:
- Graphics rendering for Human Machine Interfaces (HMI)
- High-performance speech processing with large databases
- Video processing and display
- Portable medical
- Home energy management systems
- Industrial control and automation
i.MX6 Dual / Quad
Excluding the main characteristics they share a lot of specifications
The i.MX 6Dual/6Quad processors are specifically useful for applications such as the following:
- Netbooks (web tablets)
- Nettops (Internet desktop devices)
- High-end mobile Internet devices (MID)
- High-end PDAsHigh-end portable media players (PMP) with HD video capability
- Gaming consoles
- Portable navigation devices (PND)