Difference between revisions of "DM3730"

From IGEP - ISEE Wiki

Jump to: navigation, search
(Documentation)
 
Line 1: Line 1:
 +
__TOC__
 +
 
=Texas Instruments [http://www.ti.com/product/DM3730 DM3730]=
 
=Texas Instruments [http://www.ti.com/product/DM3730 DM3730]=
 
'''[[File:custom_diagram_1_DM3730-1.jpg|center|500x344px]]'''
 
'''[[File:custom_diagram_1_DM3730-1.jpg|center|500x344px]]'''

Latest revision as of 16:25, 27 February 2018

Texas Instruments DM3730

custom diagram 1 DM3730-1.jpg

MPU Subsystem

High Performance Image, Video, Audio (IVA2.2™) Accelerator Subsystem.

  • 800-MHz TMS320C64x+™ DSP Core
  • Enhanced Direct Memory Access (EDMA) Controller (128 Independent Channels)
  • Video Hardware Accelerators

POWERVR SGX™ Graphics Accelerator (SGX530 Imagination Technologies)

  • Tile Based Architecture delivering 10 MPoly/sec
  • Universal Scalable Shader Engine: Multi-threaded Engine Incorporating Pixel and Vertex Shader Functionality
  • Industry Standard API Support: OpenGLES 1.1 and 2.0, OpenVG1.0
  • Fine Grained Task Switching, Load Balancing, and Power Management
  • Programmable High Quality Image Anti-Aliasing

Fully Software-Compatible With C64x and ARM9™

Commercial and Extended Temperature Grades

Advanced Very-Long-Instruction-Word (VLIW) TMS320C64x+™ DSP Core

  • Eight Highly Independent Functional Units
fbd sprs685d.png

Documentation

See also