4,199
edits
Changes
no edit summary
|
UART1_CTS(mode=2)<br>GPIO_70(mode=4)
| TFP410
|-
| LCD pixel data bit
|
UART1_RTS(mode=2) <br>GPIO_71(mode=4)
| TFP410
| DSS_D4(mode=0)
| LCD pixel data bit
| UART3_RX(mode=2) <br>GPIO_74(mode=4)
| TFP410
| LCD pixel data bit
|
UART3_TX(mode=2) <br>GPIO_75(mode=4)
| TFP410
| DSS_D6(mode=0)
| LCD pixel data bit
| UART1_TX(mode=2) <br>GPIO_76(mode=4)
| TFP410
| DSS_D7(mode=0)
| LCD pixel data bit
| UART1_RX(mode=2) <br>GPIO_77(mode=4)
| TFP410
| DSS_D10(mode=0)
| LCD pixel data bit
| GPIO_80(mode=4)<br>
| TFP410
|-
| DSS_D11(mode=0)
| LCD pixel data bit
| GPIO_81(mode=4)<br>
| TFP410
|-
| DSS_D13(mode=0)
| LCD pixel data bit
| GPIO_83(mode=4)<br>
| TFP410
|-
| LCD pixel data bit
| DSS_D0 (mode=3)
MCSPI3_CLK(mode=2) <br>GPIO_88(mode=4)
| TFP410
| LCD pixel data bit
| DSS_1 (mode=3)
MCSPI3_SIMO(mode=2) <br>GPIO_89(mode=4)
| TFP410
| LCD pixel data bit
| DSS_D2 (mode=3)
MCSPI3_SOMI(mode=2) <br>GPIO_90(mode=4)
| TFP410
| LCD pixel data bit
| DSS_D3 (mode=3)
MCSPI3_CSO(mode=2) <br>GPIO_91(mode=4)
| TFP410
| LCD pixel data bit
| DSS_D4 (mode=3)
MCSPI3_CS1(mode=2) <br>GPIO_92(mode=4)
| TFP410
| DSS_D23(mode=0)
| LCD pixel data bit
| DSS_D5(mode=3) <br>GPIO_93(mode=4)
| TFP410