Difference between revisions of "IMX6 Quad"
(→Documentation) |
|||
| (2 intermediate revisions by the same user not shown) | |||
| Line 5: | Line 5: | ||
'''<u>CPU Complex</u>''' | '''<u>CPU Complex</u>''' | ||
| − | + | * 4x [http://www.arm.com/ ARM] [https://developer.arm.com/products/processors/cortex-a/cortex-a9 Cortex-A9] up to 1.2 GHz | |
| − | + | * [https://developer.arm.com/technologies/neon NEON SIMD media accelerator] | |
<u>'''Memory'''</u> | <u>'''Memory'''</u> | ||
| − | <div id="panel3" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne" aria-expanded="true"> | + | <div id="panel3" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne" aria-expanded="true"> |
| − | * 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3 | + | * DDR |
| − | + | ** 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3 | |
| − | NAND | + | * NAND |
| − | + | ** SLC/MLC, 40-bit ECC, ONFI2.2, DDR | |
| − | * SLC/MLC, 40-bit ECC, ONFI2.2, DDR | ||
<u>'''Connectivity'''</u> | <u>'''Connectivity'''</u> | ||
| Line 21: | Line 20: | ||
* S-ATA and PHY | * S-ATA and PHY | ||
| − | |||
</div> | </div> | ||
<u>'''Advanced power management'''</u> | <u>'''Advanced power management'''</u> | ||
| − | <div id="panel6" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne"> | + | <div id="panel6" class="panel-collapse collapse in" role="tabpanel" aria-labelledby="headingOne"> |
| − | [https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit] | + | * PMU integration |
| + | * [https://www.nxp.com/products/power-management/pmics/configurable-pmics-pf-series/14-channel-configurable-power-management-ic:MMPF0100 NXP PF100 power management unit] | ||
<u>'''Package and temperature'''</u> | <u>'''Package and temperature'''</u> | ||
Latest revision as of 12:02, 4 April 2018
Contents
NXP i.MX6 Quad
CPU Complex
- 4x ARM Cortex-A9 up to 1.2 GHz
- NEON SIMD media accelerator
Memory
- DDR
- 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3
- NAND
- SLC/MLC, 40-bit ECC, ONFI2.2, DDR
Connectivity
- S-ATA and PHY
Advanced power management
- PMU integration
- NXP PF100 power management unit
Package and temperature
- 21 x 21mm, 0.8 mm BGA
- Consumer (-20C to +105C), up to 1.2 GHz
- Industrial (-40C to +105C), up to 800 MHz
- Automotive (-40C to +125C), AEC-Q100, up to 1 GHz
Block diagram
.png)
Documentation
- i.MX 6Dual/6Quad Applications Processors for Consumer Products - Data Sheet
- i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors - Data Sheet
- i.MX 6Dual/6Quad Consumer-PoP Applications Processor Data Sheet
- i.MX 6Dual/6Quad Applications Processors for Industrial Products - Data Sheet
- IMX6DQ6SDLHDG, Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of Applications Processors
- i.MX 6 Series of Applications Processors Fact Sheet
- i.MX 6Dual/6Quad Applications Processor Reference Manual