4,199
edits
Changes
From IGEP - ISEE Wiki
m
→SPI design rules
*Optional SPI1 is not recommended to use, because some lines are shared with UART0 (Kernel Debug UART).
*IGEP COM AQUILA uses 3V3 voltage levels for SPI buses. In some cases, voltage translators like TXS0102 should be necessary to adapt voltage levels between ICs.
== MMC ==
